## RC73687

## High Speed Dual Comparator 2.2 ns Propagation Delay

## Features

- 12 V max differential input voltage (for $\mathrm{VCC}=+10 \mathrm{~V}, \mathrm{VEE}=-5.2 \mathrm{~V}$ )
- Low propagation delays: -1.8 ns typical
- Low delay dispersion ( $\pm 65 \mathrm{ps}$ typical) and drift (4 ps/ ${ }^{\circ} \mathrm{C}$ typical)
- $\pm 5 \mathrm{mV}$ maximum input offset and $10 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ max. drift
- $\pm 3 \mu \mathrm{~A}$ typical bias current; 50 pA typ. in disable mode
- Common mode rejection $\geq 70 \mathrm{~dB}$
- Input disable mode (transparent to user)
- Latch function
- RC73687 is pin-for-pin compatible with 9687 comparators
- Available in 16-pin SOIC, 20-pin PLCC or 16-pin PDIP


## Applications

- ATE pin electronics
- Threshold/peak voltage detector
- Level line receiver
- Limiting amplifier


## Description

The RC73687 is a very high speed dual comparator with latched input option and ECL compatible outputs capable of driving $50 \Omega$ terminated lines. The RC73687 is configured as two independent comparators and is pin-for-pin compatible with the industry standard 9687 comparators. The RC73687 low propagation delay ( 2.2 ns maximum), wide input common range ( -4 V to +8 V ) and low bias current ( $\pm 5 \mu \mathrm{~A}$ maximum) makes it ideal for monitoring outputs from TTL, CMOS, ECL and even GaAs devices in ATE applications. The propagation delay dispersion is only $\pm 80 \mathrm{ps}$ (typical).

The RC73687 features a high impedance input mode (ID) that reduces the bias current to $\pm 50 \mathrm{pA}$ (typical), effectively removing the DC electrical load of the comparator inputs. The RC73687 also has a latch function to sample the input waveforms. Latches A and B are controlled by differential latch enable (LEA and LEB) ECL signals.

The RC73687 is designed to operate with VCC supply voltages of +5.0 V to +10 V .

Operation at +10 V will provide a wider input common mode voltage range, $(-4 \mathrm{~V}$ to $+8 \mathrm{~V})$ versus ( -4 V to +3 V ). It also provides a lower input capacitance ( 1.0 pF ) versus ( 1.5 pF )

The RC73687 is fabricated using Raytheon's high performance complementary bipolar process.

## Block Diagram



## Pin Assignments



## SOIC and PDIP



Note: Input disable mode not available on RC73687 SOIC package.

## Pin Description

| Name | Pin Number |  | Function |
| :---: | :---: | :---: | :---: |
|  | PLCC | $\begin{aligned} & \hline \text { SOIC, } \\ & \text { PDIP } \end{aligned}$ |  |
| GND | 4, 18 | 3, 14 | Chip ground. This pin should be connected to the printed circuit board's ground plane at the pin. |
| $\frac{\text { LEA, LEB }}{\text { LEA, LEB }}$ | $\begin{aligned} & \hline 5,17, \\ & 7,15 \end{aligned}$ | $\begin{aligned} & 4,13, \\ & 5,12 \end{aligned}$ | Differential digital enable inputs for latches A and B. Although these inputs will be normally driven by ECL signals, they have a wide enough common mode range that they may be driven by a TTL or CMOS signal provided the other input is tied to the appropriate threshold. If LEA or LEB inputs are tied to a logic high, then latches $A$ and $B$ are transparent, and output $A$ or $B$ will track changes to comparator A or B respectively. A logic low on LEA or LEB will disable the latch, and the outputs will reflect the input state just prior to the latch disable command. |
| ID, VIDTH | 11, 16 | - | ID is the differential non-inverting input and VIDTH is the inverting input for enabling/disabling the comparator. Although the inputs will normally be driven by ECL signals, they have a wide enough common mode range that they may be driven by a TTL or CMOS signal provided the other input is tied to the appropriate threshold. When ID and VIDTH pins are left open they remain internally biased a +2.5 volt and -1.3 volts respectively and the circuit defaults to a comparator input enable state. A differential voltage of 400 mV must be exceeded to disable the comparator input. The disabled inputs will have a typical bias current of $\pm 50 \mathrm{pA}$. |
| OA, $\overline{O A}$ | 2, 3 | 1,2 | Differential outputs for comparator A. |
| OB, $\overline{O B}$ | 20, 19 | 16, 15 | Differential outputs for comparator B. Each comparator can drive $50 \Omega$ terminated lines to 2 V TT. |
| Vcc | 14 | 11 | Quiet positive supply. The nominal voltage is $10 \mathrm{~V} \pm 3 \%$. VCC should be bypassed to ground with a $0.01 \mathrm{\mu F}$ chip ceramic capacitor placed as close to the pins as possible. |
| VEE | 8 | 6 | Quiet negative supply. The nominal voltage is $-5.2 \pm 5 \%$. VEE should be bypassed to ground with a $0.01 \mu \mathrm{~F}$ chip capacitor placed as close to the pins as possible. |
| VIA+, VIB+ | 1,13 | 8, 9 | Differential non-inverting inputs. |
| VIA-, VIB- | 9, 12 | 7, 10 | Differential inverting inputs. |

## Absolute Maximum Ratings ${ }^{1}$

| Parameter | Min. | Max. | Units |
| :---: | :---: | :---: | :---: |
| Positive power supply, VCC |  | +11.0 | V |
| Negative power supply, VEE | -6.3 |  | V |
| Difference between VCC and VEE |  | 16.6 | V |
| Input voltage at $\mathrm{VIA}_{+}$, $\mathrm{V}_{\text {IB+ }}$ |  | Vcc+0.7 | V |
| Input Voltage at VIA-, VIB- | VEE-0.7 |  | V |
| Differential input voltage, \|VIA+ - VIA- |, |VIB+ - VIB- | |  | 12 | V |
| Input voltage at LEA, LEB |  | VCC | V |
| Input voltage at $\overline{\mathrm{LEA}}, \overline{\mathrm{LEB}}$ |  | VEE | V |
| Input voltage at ID+, ID- |  | Vcc, Vee | V |
| $\begin{array}{ll}\text { Differential input voltage, } & \mid \text { LEA }-\overline{\mathrm{LEA}} \mid \\ & \mid \text { LEB }-\overline{\mathrm{LEB}} \mid\end{array}$ |  | 7 | V |
| Operating temperature range | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature range | -65 | +125 | ${ }^{\circ} \mathrm{C}$ |
| Lead temperature range (Soldering 10 seconds) |  | +260 | ${ }^{\circ} \mathrm{C}$ |

## Notes:

1. "Absolute maximum ratings" are those beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the device should be operated at these limits. If the device is subjected to the limits in the absolute maximum ratings for extended periods, its reliability may be impaired. The tables of Electrical Characteristics provide conditions for actual device operation.

## Recommended Operating Conditions

| Symbol | Parameters | Min. | Typ. | Max. | Units |
| :--- | :--- | :---: | :---: | :---: | :---: |
| TC | Case operating temperature | 0 |  | +70 | ${ }^{\circ} \mathrm{C}$ |
| VCC | Positive supply voltage | 4.75 | 5.0 | 10.3 | V |
| VEE | Negative supply voltage | -5.45 | -5.2 | -4.95 | V |
| VCC-VEE | Difference between positive and negative supply |  | 15.2 | 15.8 | V |
| RT | Output termination load resistance | 45 | 50 | 100 | $\Omega$ |
| VTT | Load termination supply voltage | -3.0 | -2.0 | -2.0 | V |

## DC Electrical Characteristics (Normal Operating Conditions)

$\mathrm{VCC}=5 \mathrm{~V} \pm 3 \%$, VEE $=-5.2 \mathrm{~V} \pm 5 \%, \mathrm{TA}=25^{\circ} \mathrm{C}$.

| Symbol | Parameters | Test Conditions | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Differential Analog Inputs $\mathrm{V}_{\text {IA }}$, $\mathrm{V}_{\text {IA }}$, $\mathrm{V}_{\text {IB }+,}$, $\mathrm{VIB}^{\text {- }}$ |  |  |  |  |  |  |
| $\begin{aligned} & \hline \mathrm{VIA}_{+}, \text {VIA- } \\ & \mathrm{VIB}_{+}, \text {VIB- } \end{aligned}$ | Absolute Input Voltage (Input Common Mode Range) |  | -4.0 |  | +3.0 | V |
| VIAD, VIBD | Differential Input Range | I $\mathrm{V}_{1} \mathrm{X}+$ - $\mathrm{V}_{\text {IX }}$ - |  |  | $\pm 7.0$ | V |
| Vo | Input Voltage Offset |  |  | $\pm 3$ | $\pm 7.0$ | mV |
| TCVo | Input Voltage Offset Drift |  |  | $\pm 33$ |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| IIX + , IIX- | Input Bias Current | -3.0 V to +3.0 V |  | $\pm 5.0$ | $\pm 15$ | $\mu \mathrm{A}$ |
| IBOFFSET | Input Bias Current Offset | Enabled Mode, -3.0 V to +3.0 V |  | 5.0 | 12 | $\mu \mathrm{A}$ |
| $\begin{aligned} & V_{I A+}, V_{I A-} \\ & V_{I B+}, V_{I B} \end{aligned}$ | Analog Input Capacitance |  |  | 1.0 | 2.0 | pF |
| ZI | Input Impedance |  |  | 500 |  | $\mathrm{K} \Omega$ |
| CMRR | Common Mode Rejection Ratio | -3 V to +3 V | 60 | 75 |  | dB |

DC Electrical Characteristics (continued)

| Symbol | Parameters | Test Conditions | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Digital Inputs (Latch \& Disable) |  |  |  |  |  |  |
| VIA+, VIA- | Absolute Input Voltage |  | -2.0 |  | +5.0 | V |
| VID | Differential Range | \| VID+ - VID- $\mid$ | 0.4 | ECL | +5.0 | V |
| ID | Digital Input Current |  |  | 20 | 35 | $\mu \mathrm{A}$ |
| Digital Outputs |  |  |  |  |  |  |
| VOH | Output Voltage High |  | -1.05 |  |  | V |
| VOL | Output Voltage Low |  |  |  | -1.55 | V |
| Power Supply |  |  |  |  |  |  |
| ICC | Positive Supply Current |  |  | 24 | 28 | mA |
| IEE | Negative Supply Current |  |  | 44 | 50 | mA |
| PSRR | Power Supply Rejection Ratio | VCC $\pm 2.5 \%$, VEE $\pm 2.5 \%$ | 60 | 80 |  | dB |
| PD | Power Dissipation | $\mathrm{VCC}=5.0 \mathrm{~V}, \mathrm{VEE}=-5.2 \mathrm{~V}$ |  | 360 | 400 | mW |

## DC Electrical Characteristics (High Supply Voltage Conditions)

$\mathrm{V}_{\mathrm{CC}}=10 \mathrm{~V} \pm 3 \%, \mathrm{~V}_{\mathrm{EE}}=-5.2 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

| Symbol | Parameters | Test Conditions | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Differential Analog Inputs VIA+, VIA-, VIB+, VIB- |  |  |  |  |  |  |
| $\begin{aligned} & \text { VIA+, VIA- } \\ & \text { VIB }^{2} \text {, VIB- } \end{aligned}$ | Absolute Input Voltage (Input Common Mode Range) |  | -4.0 |  | +8.0 | V |
| VIAD, VIBD | Differential Input Range | $\mid \mathrm{VIX}^{+}-\mathrm{V}$ IX- $\mid$ |  |  | 12 | V |
| Vo | Input Voltage Offset |  |  | $\pm 5.0$ |  | mV |
| TCVo | Input Voltage Offset Drift |  |  | $\pm 33$ |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| IIX+, IIX- | Input Bias Current | -2.0 V to +7.0V |  | $\pm 7.0$ | $\pm 20$ | $\mu \mathrm{A}$ |
| IBOFFSET | Input Bias Current Offset | -2.0 V to +7.0 V |  | 7.0 |  | $\mu \mathrm{A}$ |
| $\begin{aligned} & \text { VIA+, VIA- } \\ & \text { VIB+, VIB- } \end{aligned}$ | Analog Input Capacitance |  |  | 1.0 | 2.0 | pF |
| ZI | Input Impedance |  |  | 500 |  | K |
| CMRR | Common Mode Rejection Ratio | -3.0V to +7.0V |  | 70 |  | dB |
| Digital Inputs (Latch \& Disable) |  |  |  |  |  |  |
| VIA+, VIA- | Absolute Input Voltage |  | -2.0 |  | +5.0 | V |
| VID | Differential Range | \|VID+ - VID- | | 0.4 | ECL | +5.0 | V |
| ID | Digital Input Current |  |  | 20 | 35 | $\mu \mathrm{A}$ |
| Digital Outputs |  |  |  |  |  |  |
| VOH | Output Voltage High |  | -1.05 |  |  | V |
| VOL | Output Voltage Low |  |  |  | -1.55 | V |
| Power Supply |  |  |  |  |  |  |
| ICC | Positive Supply Current |  |  | 30 | 35 | mA |
| IEE | Negative Supply Current |  |  | 55 | 65 | mA |
| PSRR | Power Supply Rejection Ratio | VCC $\pm 2.5 \%$, VEE $\pm 2.5 \%$ |  | 75 |  | dB |
| PD | Power Dissipation | $\mathrm{VCC}=10 \mathrm{~V}, \mathrm{VEE}=-5.2 \mathrm{~V}$ |  | 586 | 700 | mW |

## AC Electrical Characteristics

$\mathrm{V} C \mathrm{C}=+10.0 \mathrm{~V} \pm 3 \%, \mathrm{VEE}=-5.2 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

| Symbol | Parameters | Test Conditions | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tPD | Propagation Delay H to L and L to H |  |  | 1.8 | 2.2 | ns |
| ts | Delay Slew Between A and B Sides |  |  | 100 | 200 | ps |
| tD | Delay Dispersion | ( $0.2 \mathrm{~V} / \mathrm{ns} \leq$ Input slew rate $\leq 2.0 \mathrm{~V} / \mathrm{ns}$ ) ECL: $\mathrm{V}_{\mathrm{TH}}=-1 \mathrm{~V},+0.2 \mathrm{~V}$ overdrive; $\mathrm{V}_{\mathrm{TL}}=-1.6 \mathrm{~V},-0.2 \mathrm{~V}$ underdrive rising and falling edges <br> TTL: $\mathrm{V}_{\mathrm{TH}}=+2.5 \mathrm{~V},+0.5 \mathrm{~V}$ overdrive; $\mathrm{VTL}=0.5 \mathrm{~V} ;-0.5 \mathrm{~V}$ underdrive rising and falling edges |  | $\begin{aligned} & \pm 150 \\ & \pm 150 \end{aligned}$ |  | ps <br> ps |
| $\triangle$ tPDTC | Prop. Delay Temp. Drift |  |  | 4 |  | ps/ ${ }^{\circ} \mathrm{C}$ |
| $\triangle$ tPDTC | Delta Prop. Delay with Duty Cycle | 0.01\% and 99.99\% duty cycle $50 \mathrm{kHz}, \mathrm{V}_{\text {Ip }} \mathrm{p}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{TH}}=2.5 \mathrm{~V}$ ( 10 ns between measurements) |  | 50 |  | ps |
| tPW ${ }_{\text {min }}$ | Minimum Pulse Width | $\begin{aligned} & 0 \leq \mathrm{VS} \leq 3 \mathrm{~V} ; \mathrm{V} \text { THA }=2.8 \mathrm{~V}, \\ & \mathrm{~V} \mathrm{THB}=0.2 \mathrm{~V} ; \mathrm{tIS}=2.5 \mathrm{~V} / \mathrm{ns}, \\ & \|\mathrm{VOH}-\mathrm{VOL}\| \geq 600 \mathrm{mV} \mathrm{p}-\mathrm{p} \end{aligned}$ |  | 1.0 |  | ns |
| ts | Data to latch enable set up time |  |  | 1.0 |  | ns |
| th | Latch enable to data in hold time |  |  | 0.5 |  | ns |
| tIPD | Latch enable to output high or low |  |  | 1.5 |  | ns |
| tID | Active to Inhibit |  |  | 5.0 |  | ns |
| tIE | Inhibit to Active |  |  | 10.0 |  | ns |

Notes:

## Notes:

## Notes:

## 20 Lead Plastic Leaded Chip Carrier (PLCC)

| Symbol | Inches |  | Millimeters |  | Notes |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  | Min. | Max. | Min. | Max. |  |
| A | .165 | .180 | 4.19 | 4.57 |  |
| A1 | .090 | .120 | 2.29 | 3.05 |  |
| A2 | .020 | - | .51 | - |  |
| B | .013 | .021 | .33 | .53 |  |
| B1 | .026 | .032 | .66 | .81 |  |
| D/E | .385 | .395 | 9.78 | 10.03 |  |
| D1/E1 | .350 | .356 | 8.89 | 9.04 | 3 |
| D3/E3 | .200 BSC | 5.08 BSC |  |  |  |
| e | .050 BSC |  | 1.27 BSC |  |  |
| J | .042 | .048 | 1.07 |  | 1.22 |
| ND/NE | 5 |  | 5 |  | 2 |
| N | 20 |  | 20 |  |  |
| CcC | - | .004 | - | 0.10 |  |

## Notes:

1. All dimensions and tolerances conform to ANSI Y14.5M-1982.
2. Corner and edge chamfer $(J)=45^{\circ}$.
3. Dimension D1 and E1 do not include mold protrusion. Allowable protrusion is $.2455^{\prime \prime}(.101 \mathrm{~mm})$.


## 16 Lead Small Outline IC (SOIC) - .300" Body Width

| Symbol | Inches |  | Millimeters |  | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min. | Max. | Min. | Max. |  |
| A | . 093 | . 104 | 2.35 | 2.65 |  |
| A1 | . 004 | . 012 | 0.10 | 0.30 |  |
| B | . 013 | . 020 | 0.33 | 0.51 |  |
| C | . 009 | . 013 | 0.23 | 0.32 | 5 |
| D | . 398 | . 413 | 10.10 | 10.50 | 2 |
| E | . 291 | . 299 | 7.40 | 7.60 | 2 |
| e | . 050 BSC |  | 1.27 BSC |  |  |
| H | . 394 | . 419 | 10.00 | 10.65 |  |
| h | . 010 | . 020 | 0.25 | 0.51 |  |
| L | . 016 | . 050 | 0.40 | 1.27 | 3 |
| N | 16 |  | 16 |  | 6 |
| $\alpha$ | $0^{\circ}$ | $8^{\circ}$ | $0^{\circ}$ | $8^{\circ}$ |  |
| ccc | - | . 004 | - | 0.10 |  |

## Notes:

1. Dimensioning and tolerancing per ANSI Y14.5M-1982.
2. "D" and "E" do not include mold flash. Mold flash or protrusions shall not exceed .010 inch ( 0.25 mm ).
3. "L" is the length of terminal for soldering to a substrate.
4. Terminal numbers are shown for reference only.
5. "C" dimension does not include solder finish thickness.
6. Symbol " $N$ " is the maximum number of terminals.


## 16 Lead Plastic Dual Inline Package (PDIP) - .300" Body Width

| Symbol | Inches |  | Millimeters |  | Notes |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min. | Max. | Min. | Max. |  |  |  |
| A | - | .210 | - | 5.33 |  |  |  |
| A1 | .015 | - | .38 | - |  |  |  |
| A2 | .115 | .195 | 2.93 | 4.95 |  |  |  |
| B | .014 | .022 | .36 | .56 |  |  |  |
| B1 | .045 | .070 | 1.14 | 1.78 |  |  |  |
| C | .008 | .015 | .20 | .38 | 4 |  |  |
| D | .745 | .840 | 18.92 | 21.33 | 2 |  |  |
| D1 | .005 | - | .13 | - |  |  |  |
| E | .300 | .325 | 7.62 | 8.26 |  |  |  |
| E1 | .240 | .280 | 6.10 | 7.11 | 2 |  |  |
| e | .100 BSC | 2.54 BSC |  |  |  |  |  |
| eB | - | .430 | - | 10.92 |  |  |  |
| L | .115 | .160 | 2.92 | 4.06 |  |  |  |
| N | 16 |  |  | 16 |  |  | 5 |

## Notes:

1. Dimensioning and tolerancing per ANSI Y14.5M-1982.
2. "D" and "E1" do not include mold flashing. Mold flash or protrusions shall not exceed .010 inch ( 0.25 mm ).
3. Terminal numbers are shown for reference only.
4. "C" dimension does not include solder finish thickness.
5. Symbol " N " is the maximum number of terminals.


## Ordering Information

| Part Number | Package | Operating Temperature Range |
| :--- | :---: | :---: |
| RC73687NE | 16-lead SOIC | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| RC73687QC | 20-lead PLCC | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| RC73687MK | 16 -lead PDIP | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |

The information contained in this data sheet has been carefully compiled; however, it shall not by implication or otherwise become part of the terms and conditions of any subsequent sale. Raytheon's liability shall be determined solely by its standard terms and conditions of sale. No representation as to application or use or that the circuits are either licensed or free from patent infringement is intended or implied. Raytheon reserves the right to change the circuitry and any other data at any time without notice and assumes no liability for errors.

## LIFE SUPPORT POLICY:

Raytheon's products are not designed for use in life support applications, wherein a failure or malfunction of the component can reasonably be expected to result in personal injury. The user of Raytheon components in life support applications assumes all risk of such use and indemnifies Raytheon Company against all damages.

Raytheon Electronics
Semiconductor Division
350 Ellis Street
Mountain View, CA 94043
415.968.9211

FAX 415.966.7742

